| Server IP : 13.213.54.232 / Your IP : 216.73.216.72 Web Server : Apache/2.4.52 (Ubuntu) System : Linux ip-172-31-17-110 6.8.0-1029-aws #31~22.04.1-Ubuntu SMP Thu Apr 24 21:16:18 UTC 2025 x86_64 User : www-data ( 33) PHP Version : 7.1.33-67+ubuntu22.04.1+deb.sury.org+1 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/lib/modules/6.8.0-1031-aws/build/arch/sparc/include/asm/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /* * auxio.h: Definitions and code for the Auxiliary I/O registers. * * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu) * * Refactoring for unified NCR/PCIO support 2002 Eric Brower (ebrower@usa.net) */ #ifndef _SPARC64_AUXIO_H #define _SPARC64_AUXIO_H /* AUXIO implementations: * sbus-based NCR89C105 "Slavio" * LED/Floppy (AUX1) register * Power (AUX2) register * * ebus-based auxio on PCIO * LED Auxio Register * Power Auxio Register * * Register definitions from NCR _NCR89C105 Chip Specification_ * * SLAVIO AUX1 @ 0x1900000 * ------------------------------------------------- * | (R) | (R) | D | (R) | E | M | T | L | * ------------------------------------------------- * (R) - bit 7:6,4 are reserved and should be masked in s/w * D - Floppy Density Sense (1=high density) R/O * E - Link Test Enable, directly reflected on AT&T 7213 LTE pin * M - Monitor/Mouse Mux, directly reflected on MON_MSE_MUX pin * T - Terminal Count: sends TC pulse to 82077 floppy controller * L - System LED on front panel (0=off, 1=on) */ #define AUXIO_AUX1_MASK 0xc0 /* Mask bits */ #define AUXIO_AUX1_FDENS 0x20 /* Floppy Density Sense */ #define AUXIO_AUX1_LTE 0x08 /* Link Test Enable */ #define AUXIO_AUX1_MMUX 0x04 /* Monitor/Mouse Mux */ #define AUXIO_AUX1_FTCNT 0x02 /* Terminal Count, */ #define AUXIO_AUX1_LED 0x01 /* System LED */ /* SLAVIO AUX2 @ 0x1910000 * ------------------------------------------------- * | (R) | (R) | D | (R) | (R) | (R) | C | F | * ------------------------------------------------- * (R) - bits 7:6,4:2 are reserved and should be masked in s/w * D - Power Failure Detect (1=power fail) * C - Clear Power Failure Detect Int (1=clear) * F - Power Off (1=power off) */ #define AUXIO_AUX2_MASK 0xdc /* Mask Bits */ #define AUXIO_AUX2_PFAILDET 0x20 /* Power Fail Detect */ #define AUXIO_AUX2_PFAILCLR 0x02 /* Clear Pwr Fail Det Intr */ #define AUXIO_AUX2_PWR_OFF 0x01 /* Power Off */ /* Register definitions from Sun Microsystems _PCIO_ p/n 802-7837 * * PCIO LED Auxio @ 0x726000 * ------------------------------------------------- * | 31:1 Unused | LED | * ------------------------------------------------- * Bits 31:1 unused * LED - System LED on front panel (0=off, 1=on) */ #define AUXIO_PCIO_LED 0x01 /* System LED */ /* PCIO Power Auxio @ 0x724000 * ------------------------------------------------- * | 31:2 Unused | CPO | SPO | * ------------------------------------------------- * Bits 31:2 unused * CPO - Courtesy Power Off (1=off) * SPO - System Power Off (1=off) */ #define AUXIO_PCIO_CPWR_OFF 0x02 /* Courtesy Power Off */ #define AUXIO_PCIO_SPWR_OFF 0x01 /* System Power Off */ #ifndef __ASSEMBLY__ #define AUXIO_LTE_ON 1 #define AUXIO_LTE_OFF 0 /* auxio_set_lte - Set Link Test Enable (TPE Link Detect) * * on - AUXIO_LTE_ON or AUXIO_LTE_OFF */ void auxio_set_lte(int on); #define AUXIO_LED_ON 1 #define AUXIO_LED_OFF 0 /* auxio_set_led - Set system front panel LED * * on - AUXIO_LED_ON or AUXIO_LED_OFF */ void auxio_set_led(int on); #endif /* ifndef __ASSEMBLY__ */ #endif /* !(_SPARC64_AUXIO_H) */