| Server IP : 13.213.54.232 / Your IP : 216.73.216.72 Web Server : Apache/2.4.52 (Ubuntu) System : Linux ip-172-31-17-110 6.8.0-1029-aws #31~22.04.1-Ubuntu SMP Thu Apr 24 21:16:18 UTC 2025 x86_64 User : www-data ( 33) PHP Version : 7.1.33-67+ubuntu22.04.1+deb.sury.org+1 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /proc/self/root/lib/modules/6.8.0-1029-aws/build/include/dt-bindings/pinctrl/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * This header provides constants for hisilicon pinctrl bindings. * * Copyright (c) 2015 HiSilicon Limited. * Copyright (c) 2015 Linaro Limited. */ #ifndef _DT_BINDINGS_PINCTRL_HISI_H #define _DT_BINDINGS_PINCTRL_HISI_H /* iomg bit definition */ #define MUX_M0 0 #define MUX_M1 1 #define MUX_M2 2 #define MUX_M3 3 #define MUX_M4 4 #define MUX_M5 5 #define MUX_M6 6 #define MUX_M7 7 /* iocg bit definition */ #define PULL_MASK (3) #define PULL_DIS (0) #define PULL_UP (1 << 0) #define PULL_DOWN (1 << 1) /* drive strength definition */ #define DRIVE_MASK (7 << 4) #define DRIVE1_02MA (0 << 4) #define DRIVE1_04MA (1 << 4) #define DRIVE1_08MA (2 << 4) #define DRIVE1_10MA (3 << 4) #define DRIVE2_02MA (0 << 4) #define DRIVE2_04MA (1 << 4) #define DRIVE2_08MA (2 << 4) #define DRIVE2_10MA (3 << 4) #define DRIVE3_04MA (0 << 4) #define DRIVE3_08MA (1 << 4) #define DRIVE3_12MA (2 << 4) #define DRIVE3_16MA (3 << 4) #define DRIVE3_20MA (4 << 4) #define DRIVE3_24MA (5 << 4) #define DRIVE3_32MA (6 << 4) #define DRIVE3_40MA (7 << 4) #define DRIVE4_02MA (0 << 4) #define DRIVE4_04MA (2 << 4) #define DRIVE4_08MA (4 << 4) #define DRIVE4_10MA (6 << 4) /* drive strength definition for hi3660 */ #define DRIVE6_MASK (15 << 4) #define DRIVE6_04MA (0 << 4) #define DRIVE6_12MA (4 << 4) #define DRIVE6_19MA (8 << 4) #define DRIVE6_27MA (10 << 4) #define DRIVE6_32MA (15 << 4) #define DRIVE7_02MA (0 << 4) #define DRIVE7_04MA (1 << 4) #define DRIVE7_06MA (2 << 4) #define DRIVE7_08MA (3 << 4) #define DRIVE7_10MA (4 << 4) #define DRIVE7_12MA (5 << 4) #define DRIVE7_14MA (6 << 4) #define DRIVE7_16MA (7 << 4) #endif