| Server IP : 13.213.54.232 / Your IP : 216.73.216.72 Web Server : Apache/2.4.52 (Ubuntu) System : Linux ip-172-31-17-110 6.8.0-1029-aws #31~22.04.1-Ubuntu SMP Thu Apr 24 21:16:18 UTC 2025 x86_64 User : www-data ( 33) PHP Version : 7.1.33-67+ubuntu22.04.1+deb.sury.org+1 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /lib/modules/6.8.0-1029-aws/build/include/linux/mfd/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /* * Header file for the Ingenic JZ47xx TCU driver */ #ifndef __LINUX_MFD_INGENIC_TCU_H_ #define __LINUX_MFD_INGENIC_TCU_H_ #include <linux/bitops.h> #define TCU_REG_WDT_TDR 0x00 #define TCU_REG_WDT_TCER 0x04 #define TCU_REG_WDT_TCNT 0x08 #define TCU_REG_WDT_TCSR 0x0c #define TCU_REG_TER 0x10 #define TCU_REG_TESR 0x14 #define TCU_REG_TECR 0x18 #define TCU_REG_TSR 0x1c #define TCU_REG_TFR 0x20 #define TCU_REG_TFSR 0x24 #define TCU_REG_TFCR 0x28 #define TCU_REG_TSSR 0x2c #define TCU_REG_TMR 0x30 #define TCU_REG_TMSR 0x34 #define TCU_REG_TMCR 0x38 #define TCU_REG_TSCR 0x3c #define TCU_REG_TDFR0 0x40 #define TCU_REG_TDHR0 0x44 #define TCU_REG_TCNT0 0x48 #define TCU_REG_TCSR0 0x4c #define TCU_REG_OST_DR 0xe0 #define TCU_REG_OST_CNTL 0xe4 #define TCU_REG_OST_CNTH 0xe8 #define TCU_REG_OST_TCSR 0xec #define TCU_REG_TSTR 0xf0 #define TCU_REG_TSTSR 0xf4 #define TCU_REG_TSTCR 0xf8 #define TCU_REG_OST_CNTHBUF 0xfc #define TCU_TCSR_RESERVED_BITS 0x3f #define TCU_TCSR_PARENT_CLOCK_MASK 0x07 #define TCU_TCSR_PRESCALE_LSB 3 #define TCU_TCSR_PRESCALE_MASK 0x38 #define TCU_TCSR_PWM_SD BIT(9) /* 0: Shutdown gracefully 1: abruptly */ #define TCU_TCSR_PWM_INITL_HIGH BIT(8) /* Sets the initial output level */ #define TCU_TCSR_PWM_EN BIT(7) /* PWM pin output enable */ #define TCU_WDT_TCER_TCEN BIT(0) /* Watchdog timer enable */ #define TCU_CHANNEL_STRIDE 0x10 #define TCU_REG_TDFRc(c) (TCU_REG_TDFR0 + ((c) * TCU_CHANNEL_STRIDE)) #define TCU_REG_TDHRc(c) (TCU_REG_TDHR0 + ((c) * TCU_CHANNEL_STRIDE)) #define TCU_REG_TCNTc(c) (TCU_REG_TCNT0 + ((c) * TCU_CHANNEL_STRIDE)) #define TCU_REG_TCSRc(c) (TCU_REG_TCSR0 + ((c) * TCU_CHANNEL_STRIDE)) #endif /* __LINUX_MFD_INGENIC_TCU_H_ */