Server IP : 13.213.54.232 / Your IP : 216.73.216.72 Web Server : Apache/2.4.52 (Ubuntu) System : Linux ip-172-31-17-110 6.8.0-1029-aws #31~22.04.1-Ubuntu SMP Thu Apr 24 21:16:18 UTC 2025 x86_64 User : www-data ( 33) PHP Version : 7.1.33-67+ubuntu22.04.1+deb.sury.org+1 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /lib/modules/6.8.0-1029-aws/build/arch/mips/include/asm/ |
Upload File : |
/* * include/asm-mips/txx9tmr.h * TX39/TX49 timer controller definitions. * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. */ #ifndef __ASM_TXX9TMR_H #define __ASM_TXX9TMR_H #include <linux/types.h> struct txx9_tmr_reg { u32 tcr; u32 tisr; u32 cpra; u32 cprb; u32 itmr; u32 unused0[3]; u32 ccdr; u32 unused1[3]; u32 pgmr; u32 unused2[3]; u32 wtmr; u32 unused3[43]; u32 trr; }; /* TMTCR : Timer Control */ #define TXx9_TMTCR_TCE 0x00000080 #define TXx9_TMTCR_CCDE 0x00000040 #define TXx9_TMTCR_CRE 0x00000020 #define TXx9_TMTCR_ECES 0x00000008 #define TXx9_TMTCR_CCS 0x00000004 #define TXx9_TMTCR_TMODE_MASK 0x00000003 #define TXx9_TMTCR_TMODE_ITVL 0x00000000 #define TXx9_TMTCR_TMODE_PGEN 0x00000001 #define TXx9_TMTCR_TMODE_WDOG 0x00000002 /* TMTISR : Timer Int. Status */ #define TXx9_TMTISR_TPIBS 0x00000004 #define TXx9_TMTISR_TPIAS 0x00000002 #define TXx9_TMTISR_TIIS 0x00000001 /* TMITMR : Interval Timer Mode */ #define TXx9_TMITMR_TIIE 0x00008000 #define TXx9_TMITMR_TZCE 0x00000001 /* TMWTMR : Watchdog Timer Mode */ #define TXx9_TMWTMR_TWIE 0x00008000 #define TXx9_TMWTMR_WDIS 0x00000080 #define TXx9_TMWTMR_TWC 0x00000001 void txx9_clocksource_init(unsigned long baseaddr, unsigned int imbusclk); void txx9_clockevent_init(unsigned long baseaddr, int irq, unsigned int imbusclk); void txx9_tmr_init(unsigned long baseaddr); #define TXX9_TIMER_BITS 32 #endif /* __ASM_TXX9TMR_H */